Copyright 2009 Structured Design Verification Ltd.
Transaction-based Verification is the most common form of mixed-abstraction modeling
The example shows a Verilog RTL D-u-V simulated in conjunction with 8 transactors and a transaction-level testbench.
Transaction-based Verification